index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Side-Channel Analysis Loop PUF Gem5 Hardware Masking countermeasure SCA Hardware security Side-Channel Analysis SCA Countermeasure Dual-rail with Precharge Logic DPL Electromagnetic FPGA Robustness Reverse engineering Intrusion detection CPA OCaml Magnetic tunnel junction Neural networks Aging Elliptic curve cryptography 3G mobile communication EMFI GSM Cryptography Masking Filtering Confusion coefficient Simulation CRT Defect modeling FDSOI Differential power analysis DPA Field Programmable Gates Array FPGA Authentication Randomness Computational modeling Dynamic range Protocols RSA Image processing Linearity SoC Costs Receivers Routing ASIC Memory Controller Resistance Reliability Side-channel attack Power-constant logic Reverse-engineering Fault attacks Switches Power demand Voltage Asynchronous Side-channel attacks STT-MRAM MRAM Security services Information leakage Formal proof Random access memory AES Estimation Sensors Convolution Transistors Energy consumption Differential Power Analysis DPA Field programmable gate arrays Security Writing Machine learning Fault injection attack Application-specific VLSI designs Signal processing algorithms Mutual Information Analysis MIA Spin transfer torque Side-channel attacks SCA Training Process variation PUF Side-Channel Attacks Side-channel analysis Logic gates Countermeasures TRNG Formal methods Temperature sensors DRAM Coq Internet of Things Security and privacy Lightweight cryptography Fault injection Circuit faults Magnetic tunneling

 

Documents avec texte intégral

216

Références bibliographiques

431

Open access

42 %

Collaborations